SystemC  2.3.2
Accellera SystemC proof-of-concept library
sc_clock_ports.h
Go to the documentation of this file.
1 /*****************************************************************************
2 
3  Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4  more contributor license agreements. See the NOTICE file distributed
5  with this work for additional information regarding copyright ownership.
6  Accellera licenses this file to you under the Apache License, Version 2.0
7  (the "License"); you may not use this file except in compliance with the
8  License. You may obtain a copy of the License at
9 
10  http://www.apache.org/licenses/LICENSE-2.0
11 
12  Unless required by applicable law or agreed to in writing, software
13  distributed under the License is distributed on an "AS IS" BASIS,
14  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15  implied. See the License for the specific language governing
16  permissions and limitations under the License.
17 
18  *****************************************************************************/
19 
20 /*****************************************************************************
21 
22  sc_clock_ports.h -- The clock ports.
23 */
33 #ifndef SC_CLOCK_PORTS_H
34 #define SC_CLOCK_PORTS_H
35 
36 
38 
39 namespace sc_core {
40 
50 
51 } // namespace sc_core
52 
53 //$Log: sc_clock_ports.h,v $
54 //Revision 1.3 2011/08/26 20:45:39 acg
55 // Andy Goodrich: moved the modification log to the end of the file to
56 // eliminate source line number skew when check-ins are done.
57 //
58 //Revision 1.2 2011/02/18 20:23:45 acg
59 // Andy Goodrich: Copyright update.
60 //
61 //Revision 1.1.1.1 2006/12/15 20:20:04 acg
62 //SystemC 2.3
63 //
64 //Revision 1.2 2006/01/03 23:18:26 acg
65 //Changed copyright to include 2006.
66 //
67 //Revision 1.1.1.1 2005/12/19 23:16:43 acg
68 //First check in of SystemC 2.1 into its own archive.
69 //
70 //Revision 1.8 2005/06/10 22:43:55 acg
71 //Added CVS change log annotation.
72 //
73 
74 #endif
75 
76 // Taf!
sc_out< bool > sc_out_clk
Specialization of sc_inout<T> for type bool.
sc_inout< bool > sc_inout_clk
sc_in< bool > sc_in_clk
Specialization of sc_in<T> for type bool.
The sc_signal<T> port classes.